An 8-b 20-Msample/s Pipelined A/D Converter in 0.5-μm CMOS with 7.8 ENOB
نویسندگان
چکیده
This paper presents an 8-b 20-Msample/s pipelined analog-to-digital converter (ADC) designed in 0.5-μm CMOS technology. On first silicon this converter achieved 7.8 effective-number-of-bits (ENOB), a peak differential-non-linearity (DNL) of -0.36LSB and integralnon-linearity (INL) of 0.35LSB.
منابع مشابه
A 10-b 20-Msample/s Analog-to-Digital Converter
This paper describes a 10-b 20-Msample/s analogto-digital converter fabricated in a 0.9-pm CMOS technology. The converter uses a pipelined nine-stage architecture with fully differential analog circuits and achieves a signal-to-noise-anddistortion ratio (SNDR) of 60 dB with a full-scale sinusoidal input at 5 MHz. It occupies 8.7 mmz and dissipates 240 mW.
متن کاملA Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter
T RADITIONAL designs of high-speed CMOS analogto-digital (A/D) converters have used parallel (flash) architectures [1]–[13]. While flash architectures usually yield the highest throughput rate, they tend to require large silicon. areas because of the many comparators required. An important objective is the realization of high-speed A/D converters in much less area than that required by flash co...
متن کاملA 2.5V 10b 120 MSample/s CMOS Pipelined ADC with high SFDR
A 10b multibit-per-stage pipelined ADC incorporating merged-capacitor switching (MCS) technique achieves better than 53 dB SNDR at 120 MSample/s and 54 dB SNDR and 68 dB SFDR for input frequencies up to Nyquist at 100 MSample/s. The measured DNL and INL are ±0.40 LSB and ±0.48 LSB, respectively. The ADC fabricated in a 0.25 μm CMOS occupies 3.6 mm active die area and consumes 208 mW under a 2.5...
متن کاملDesign of a 12.8 ENOB, 1 kS/s pipelined SAR ADC in 0.35-mu m CMOS
This paper presents a 15-bit, two-stage pipelined successive approximation register (SAR) analog-to-digital converter (ADC) suitable for low-power, cost-effective sensor readout circuits. The use of aggressive gain reduction in the residue amplifier combined with a suitable capacitive array DAC topology in the second stage simplifies the design of the operational transconductance amplifier (OTA...
متن کاملDesign Considerations for Low-Power, High-Speed CMOS Analog/Digital Converters
This paper reviews architectural and circuit design considerations for realization of low power dissipation in high-speed CMOS A/D converters. Basic limitations on achievable power dissipation in MOS samplers and quantizers is first discussed. Then a number of practical design aspects are illustrated with discussion of a 10-bit, 20-Msample/s pipeline A/D converter[1] implemented in 1.2-μm CMOS ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005